INTRODUCTION
============

Transparent metal oxides have emerged as a promising family of compound semiconductors for a range of applications in the field of large-area optoelectronics because of a variety of assets, including tunable energy band structure, high charge carrier mobility, optical transparency, mechanical flexibility and durability, and outstanding chemical stability ([@R1]--[@R5]). A further prominent asset is their ease of processing from solution phase at low temperatures ([@R6], [@R7]) and under ambient conditions that would alter our perception and modus operandi in semiconductor industry by gradually abolishing established vacuum-based process technologies for widespread technological applications, especially in the field of thin-film transistor (TFT) electronics. Currently, metal oxide TFTs with electron mobilities exceeding 10 cm^2^/V·s have been achieved ([@R8]--[@R13]), and numerous new approaches to further enhance the device performance have been proposed and demonstrated ([@R6], [@R14], [@R15]). It is now well established that the measured carrier mobility may be affected by several factors, including (i) the intrinsic mobility of the semiconductor used, (ii) the microstructural quality of the semiconducting layer, and (iii) the device architecture itself.

A notable strategy that has been successfully used to enhance the performance of metal oxide TFTs in the past few years is based on the use of multilayer channels ([@R16]--[@R21]). Although the exact mechanism(s) underpinning performance enhancement is still under debate, it has been proposed that under certain circumstances, electron transfer and confinement at the heterointerface can occur because of conduction band (CB) offset ([@R17], [@R21]--[@R23]) in a process similar to that observed in conventional high electron mobility transistors (HEMTs) made of AlGaAs/GaAs heterointerface channels ([@R24]--[@R29]). In these devices, the formation of a two-dimensional electron gas (2DEG) at the critical heterointerface enables the realization of transistors with electron mobilities close to the theoretical limit set by phonon scattering in the absence of impurity scattering in the semiconductor ([@R27]--[@R29]). In terms of the underling transport physics, metal oxide--based TFTs that resemble traditional HEMTs have been produced by various growth techniques, including radio-frequency (RF) sputtering ([@R16], [@R30]), molecular beam epitaxy (MBE) ([@R31]), metalorganic chemical vapor deposition (MOCVD) ([@R32]), and atomic layer deposition ([@R21]).

One of the most extensively studied metal oxide heterointerface systems that is known to lead to 2DEG formation is that of ZnO/ZnMgO ([@R33]--[@R37]). The latter relies on electron confinement at the heterointerface due to a large CB offset and polar surfaces ([@R34], [@R35]). For optimal interface quality, epitaxial material growth is commonly carried out via MBE or pulsed laser deposition on single-crystal substrates, such as sapphire or ScAlMgO~4~ ([@R33], [@R37]). However, it was shown that 2DEG could also form in ZnO/ZnMgO heterointerfaces grown on glass substrates via less elaborate techniques, such as RF sputtering ([@R36]). Despite their polycrystalline nature, the heterointerfaces exhibited enhanced sheet electron concentration and mobility with a characteristic temperature-independent behavior ([@R36]).

We recently reported evidence of quantized energy states in low-dimensional, solution-grown In~2~O~3~ ([@R38]) and ZnO layers ([@R39]) and demonstrated metal oxide superlattice TFTs with electron mobilities in the range of 25 to 45 cm^2^/V·s ([@R22]). However, these archetypal devices rely on complex manufacturing and involve elaborate multilayered architectures ([@R21], [@R22]). Thus, a major challenge in further advancing the performance of metal oxide TFTs lies in the development of high-quality oxide heterostructures via scalable manufacturing processes ([@R7]).

Here, we report the growth of low-dimensional metal oxide heterostructures consisting exclusively of In~2~O~3~ and ZnO layers grown from solution phase and their implementation in high electron mobility TFTs. We show that ultrathin (≤13-nm) In~2~O~3~/ZnO heterojunctions can be grown reliably over large areas at \<250°C via sequential ultrasonic spray pyrolysis and spin coating. Remarkably, charge transport in In~2~O~3~/ZnO heterojunction transistors is found to be consistently superior to single-layer devices with maximum electron mobility values in excess of 45 cm^2^/V·s. The high electron mobility is accompanied by a marked change in the charge transport mechanism, both of which are attributed to the synergistic effects of the atomically sharp In~2~O~3~/ZnO heterointerface and the presence of a 2D-confined layer of free electrons at its vicinity. The In~2~O~3~/ZnO heterointerface studied here provides an excellent model that could be further exploited for the rational design of advanced transistor channels ([@R17]).

RESULTS
=======

We fabricated bottom-gate, top-contact transistors based on solution-grown ZnO, In~2~O~3~, and In~2~O~3~/ZnO heterostructures using aluminum (Al) source-drain (S-D) electrodes. Epitaxial-like 4- to 7-nm-thick In~2~O~3~ layers were grown by ultrasonic spray pyrolysis ([Fig. 1A](#F1){ref-type="fig"}) in air at 250°C ([@R8]), whereas 4- to 6-nm-thick polycrystalline layers of ZnO were processed via spin casting and thermal annealing at 210°C ([Fig. 1B](#F1){ref-type="fig"}) ([@R39]). In~2~O~3~/ZnO heterostructures were fabricated via sequential deposition of In~2~O~3~ by ultrasonic spray pyrolysis and spin casting of ZnO at 250° and 210°C, respectively. TFT fabrication was completed with the deposition of the top Al S-D electrodes via vacuum sublimation ([Fig. 1C](#F1){ref-type="fig"}).

![Material growth and transistor fabrication and characterization.\
(**A**) Schematic of the ultrasonic spray pyrolysis process used to grow the In~2~O~3~ layers. (**B**) Spin casting of ZnO onto spray-deposited In~2~O~3~ followed by thermal annealing at 210°C in air. (**C**) Transistor fabrication is completed with the deposition of the Al S-D electrodes via vacuum sublimation through shadow masks. (**D**) Transfer characteristics measured in the saturation regime (*V*~D~ = 100 V) for single-layer ZnO and In~2~O~3~ and In~2~O~3~/ZnO heterojunction transistors. The channel width *W* and length *L* were 1 mm and 100 μm, respectively, for all devices. (**E**) Output characteristics of In~2~O~3~ and In~2~O~3~/ZnO transistors. (**F**) Plots of *I*~D~^1/2^ versus *V*~G~ for In~2~O~3~ and In~2~O~3~/ZnO heterojunction transistors. (**G**) Gate-voltage dependence of the electron mobilities in single-layer In~2~O~3~ and In~2~O~3~/ZnO heterojunction transistors. The solid lines represent fits according to their respective power law equations. Note that a double-logarithmic plot of the data can additionally be found in fig. S1. (**H**) Arrhenius plot of the electron mobility (linear) of single-layer In~2~O~3~ and In~2~O~3~/ZnO heterojunction transistors as a function of inverse temperature measured between 78 and 300 K and extracted according to [Eq. 3](#E3){ref-type="disp-formula"} at *V*~G~ − *V*~T~ = 20 V.](1602640-F1){#F1}

[Figure 1D](#F1){ref-type="fig"} shows the transfer characteristics (drain current *I*~D~ versus gate voltage *V*~G~) of single-layer In~2~O~3~ and ZnO TFTs, as well as of an In~2~O~3~/ZnO heterojunction device. First, we consider the characteristics of In~2~O~3~ and ZnO transistors to benchmark the level of performance of the single-layer semiconductor devices. All In~2~O~3~ transistors exhibit a typical n-channel behavior with electron field-effect mobility (μ~FE~) of \~16 cm^2^/V·s and channel current on/off ratios of 10^6^, in accordance with previous work ([@R8]). On the other hand, ZnO transistors processed via spin coating exhibit high turn-on voltages *V*~ON~ (+40 V) and a relatively low μ~FE~ of \<1 cm^2^/V·s. Although the In~2~O~3~/ZnO heterojunction transistor exhibits a channel current on/off ratio and *V*~ON~ similar to the In~2~O~3~ device, it can sustain significantly higher currents, most likely due to the increased electron channel mobility. Analysis of the transfer characteristics in [Fig. 1D](#F1){ref-type="fig"} reveals that In~2~O~3~/ZnO transistors exhibit nearly 100× higher μ~FE~ than ZnO devices and at least a factor of 2 higher than In~2~O~3~ transistors with average and peak μ~FE~ of \~30 and \>45 cm^2^/V·s, respectively. The impact of μ~FE~ on the current driving capabilities of the TFTs is better illustrated in [Fig. 1E](#F1){ref-type="fig"}, where the output characteristics of In~2~O~3~ and In~2~O~3~/ZnO transistors are shown. The threshold voltage *V*~T~ of the heterojunction transistors is also found to be consistently more negative (−7.3 V) when compared to In~2~O~3~ TFTs (\~1.3 V) ([Fig. 1F](#F1){ref-type="fig"}), suggesting the existence of a higher electron concentration in the channel, the origin of which will be discussed below. Evidently, the In~2~O~3~/ZnO heterojunction TFT can sustain significantly larger currents than the In~2~O~3~ device, which is a direct consequence of the greatly enhanced electron mobility.

To elucidate the origin of the stark difference in electron transport measured between In~2~O~3~, ZnO, and In~2~O~3~/ZnO transistors, we analyzed the gate-voltage dependence of μ~FE~ according to the power law equation ([@R30])$$\mu_{\text{FE}} = \mathit{K}{(\mathit{V}_{G} - \mathit{V}_{T,P})}^{\gamma}$$where *V*~G~, *V*~T~, and *V*~P~ are the gate, percolation, and threshold voltages, respectively, whereas the prefactor *K* and the exponent γ relate to the nature of the transport mechanism. Specifically, the prefactor *K* includes the percolation term from the Thomas-Fermi approximation ([@R40]) for both trap-limited conduction (TLC) and percolation conduction (PC). For the latter case, *K* also includes the contribution of the spatial characteristics of the potential barriers. On the other hand, the power exponent γ depends either on the temperature *T* for TLC or the spatial characteristics of the potential barriers for PC. Consequently, its value is indicative of the different charge transport processes that dominate channel conduction. Lee *et al*. ([@R30]) have recently shown that a γ value close to 0.7 indicates TLC, whereas a value of \~0.1 indicates a PC-dominated process. As shown in [Fig. 1G](#F1){ref-type="fig"} and fig. S1, the μ~FE~ evolution for the In~2~O~3~ device can be fitted over a wide range of *V*~G~ values using γ = 0.66, indicating TLC as the dominant conduction process. On the other hand, for In~2~O~3~/ZnO heterojunction TFTs, γ varies from 0.7 to 0.11 for lower and higher gate fields, respectively, suggesting a transition from a TLC-dominated to a PC-dominated process.

Further experimental evidence on the existence of starkly different electron transport mechanisms between the two types of devices is provided by the temperature dependence of μ~FE~ evaluated in the linear bias regime μ~LIN~. [Figure 1H](#F1){ref-type="fig"} displays the Arrhenius plots of μ~LIN~ between 78 and 300 K for In~2~O~3~ and In~2~O~3~/ZnO transistors. Evidently, the In~2~O~3~ device exhibits a temperature-activated behavior, which is a typical characteristic of TLC, where μ~LIN~ remains constant (3 to 4 cm^2^/V·s) in the temperature range of 78 K ≤ *T* ≤ 160 K, followed by an exponential increase for *T* \>160 K to a maximum value of \~12 cm^2^/V·s at room temperature. The activation energy *E*~A~ determined from the 160 K ≤ *T* ≤ 300 K region is \~40 meV and is associated with the presence of electron traps in the In~2~O~3~ layer. A similar behavior is observed for single-layer ZnO TFTs and is consistent with TLC because the γ exponent of μ~LIN~ does depend on the temperature ([@R30]). In contrast, In~2~O~3~/ZnO heterojunction devices exhibit a temperature-independent μ~LIN~ across the entire temperature range investigated (78 to 300 K). These results indicate that electron transport in In~2~O~3~/ZnO TFTs is most likely governed by PC, which is exclusively associated with the spatial distribution of the potential barriers ([@R30]). Therefore, the electrical measurements point to the fact that the electron conduction process in single-layer In~2~O~3~ and ZnO TFTs is fundamentally different from that in In~2~O~3~/ZnO heterojunction devices.

To determine the origin of the different electron transport mechanisms, we investigated the surface topography of each oxide layer by means of intermittent contact mode atomic force microscopy (AFM). [Figure 2](#F2){ref-type="fig"} (A to D) shows AFM images for Si^++^/SiO~2~, Si^++^/SiO~2~/In~2~O~3~, Si^++^/SiO~2~/ZnO, and Si^++^/SiO~2~/In~2~O~3~/ZnO. The differences between the various surface topographies are better illustrated in the height histograms of [Fig. 2E](#F2){ref-type="fig"}. As expected, SiO~2~ exhibits a featureless and atomically smooth topography with a root mean square (RMS) roughness (σ~RMS~) of \~0.18 nm. Remarkably, spray-grown In~2~O~3~ layers ([Fig. 2B](#F2){ref-type="fig"}) also exhibit very flat surfaces with σ~RMS~ = 0.42 nm. We note that the latter value is less than half of the unit cell size of cubic In~2~O~3~ ([@R41]), and as a result, the sample's surface appears almost featureless over several micrometers. The latter is comparable to the surface characteristics of semiconductor quantum-well structures grown via sophisticated vacuum-based techniques, such as MBE ([@R42]), MOCVD ([@R43]), and metalorganic vapor phase epitaxy ([@R44]), despite being processed by ultrasonic spray pyrolysis in ambient atmosphere. Contrary to In~2~O~3~, the surface topography of single-layer ZnO ([Fig. 2C](#F2){ref-type="fig"}) reveals the existence of crystallites with a relatively high surface roughness of σ~RMS~ \~ 1.57 nm. When ZnO is spin-coated onto In~2~O~3~ to form the In~2~O~3~/ZnO heterojunction ([Fig. 2D](#F2){ref-type="fig"}), a similar surface topography is observed but with the ZnO crystallites appearing slightly enlarged. We attribute this to the different contact angles of aqueous solutions on SiO~2~ and In~2~O~3~ surfaces and the different conditions under which ZnO crystallization and growth occur ([@R45], [@R46]). These larger ZnO crystallites are responsible for the increased surface roughness (σ~RMS~ = 2.32 nm) of the In~2~O~3~/ZnO heterojunction ([Fig. 2E](#F2){ref-type="fig"}).

![Surface topography of single and heterojunction metal oxide transistor channels.\
AFM images of the surfaces of (**A**) SiO~2~, (**B**) single-layer In~2~O~3~, (**C**) single-layer ZnO, and (**D**) In~2~O~3~/ZnO heterojunction. The indium oxide layer exhibits very flat areas by itself with only hints of crystalline features visible, whereas both the neat ZnO and bilayer surface show pronounced nanocrystals. (**E**) Height distributions extracted from the AFM images in (A) to (D). a.u., arbitrary units.](1602640-F2){#F2}

The microstructure of the In~2~O~3~/ZnO heterojunctions was further examined by high-resolution transmission electron microscopy (HRTEM). [Figure 3A](#F3){ref-type="fig"} shows the cross-sectional HRTEM image of a representative In~2~O~3~/ZnO heterojunction grown on SiO~2~. The thickness of this particular heterojunction is approximately 10 nm and is characterized by the atomically sharp In~2~O~3~/ZnO heterointerface---a truly remarkable finding if one considers the simplicity of the solution deposition techniques used. For this particular sample, the ZnO layer was approximately 6 nm thick and featured randomly oriented nanocrystals on the surface of In~2~O~3~. On the contrary, the In~2~O~3~ layer had the form of highly crystalline elongated platelets that are 4 to 5 nm thick. Geometric phase analysis (GPA) performed with a spatial resolution of 0.4 nm confirms that the microstructure of In~2~O~3~ is that of elongated platelets with an average length of 35 ± 5 nm along the lateral direction (see section S2). Although no persistent growth texture for the In~2~O~3~ crystals could be identified, there is a trend amid them to grow with the \[001\] direction of their $I\mathit{a}\overline{3}$ body-centered cubic (bcc) crystal lattice roughly parallel (fig. S2), or occasionally perpendicular, to the SiO~2~ surface. Fast Fourier transform (FFT) analysis ([Fig. 3B](#F3){ref-type="fig"}) of the highlighted regions in [Fig. 3A](#F3){ref-type="fig"} provided further evidence that the ZnO layer is nanocrystalline with the three prominent spacings corresponding to the \[202\], \[110\], and \[101\] planes of the hexagonal wurtzite structure, whereas for the In~2~O~3~ layer, the lattice spacing of 0.36 nm corresponds to the \[220\] crystal plane of the bcc structure of In~2~O~3~. Although no straightforward structural relation between the In~2~O~3~ and ZnO layers could be identified, the heterointerface is continuous with no evidence of materials intermixing ([Fig. 3A](#F3){ref-type="fig"} and fig. S3). This interesting microstructural feature may be due to the chemistry and low viscosity of the ammonium hydroxide--based precursor formulation used to grow the ZnO layers. Thus, the HRTEM data verify that sequential solution deposition of In~2~O~3~ and ZnO leads to the formation of a seamless In~2~O~3~/ZnO heterojunction with low interface roughness and without evidence of alloying (see section S2).

![HRTEM analysis of solution-processed In~2~O~3~/ZnO heterostructures.\
(**A**) Representative HRTEM image of the In~2~O~3~/ZnO heterostructure deposited on SiO~2~. (**B**) FFT patterns obtained from the selected areas of the In~2~O~3~ and ZnO layers highlighted in (A).](1602640-F3){#F3}

We have combined x-ray photoelectron spectroscopy (XPS) with mild in situ Ar^+^ etching ([Fig. 4A](#F4){ref-type="fig"}) to study the electronic states in bare In~2~O~3~ and In~2~O~3~/ZnO heterojunction as a function of etching depth. The same method was also used to acquire the elemental profile and energy band structure of the In~2~O~3~/ZnO heterointerface. The integral area of the In-3*d*, Zn-2*p*, O-1*s*, C-1*s* (adventitious carbon), and Si-2*p* photoelectron lines was used after background subtraction and taking into account the relevant sensitivity factors. ZnO exhibit a slight oxygen deficiency, whereas In~2~O~3~ is nearly stoichiometric. For the chemical analysis of the layers, special attention was given to the O-1*s* core-level spectra (fig. S4), which are very sensitive to the chemical state of O and to the neighboring atoms ([@R8], [@R47]--[@R49]). Ultrathin layers of ZnO and In~2~O~3~ were found to contain Zn--O and In--O bonds in their respective lattice sites, with minor contributions from Zn--OH and In--OH detected on their surfaces.

![XPS analysis of single-layer In~2~O~3~ and In~2~O~3~/ZnO heterojunctions.\
(**A**) Schematic drawing of the XPS depth profiling measurement setup. (**B**) Elemental depth profile of the bilayer film stack on the Si/SiO~2~ substrate. Inset: HRTEM image of the heterointerface studied by XPS where the vertical dashed lines indicate the In~2~O~3~/ZnO and SiO~2~/In~2~O~3~ interfaces. at %, atomic %. (**C**) The evolution of the spectral position of the In-3*d* core level with respect to the etching time for SiO~2~/In~2~O~3~/ZnO (solid lines) and for SiO~2~/In~2~O~3~ (dashed lines); note that the times indicated for the SiO~2~/In~2~O~3~/ZnO system correspond exclusively to ZnO etching. (**D**) The VBO between ZnO and In~2~O~3~ versus the thickness of the ZnO overlayer determined from [Eq. 2](#E2){ref-type="disp-formula"}. (**E**) Energy band diagram of the In~2~O~3~/ZnO heterointerface reconstructed on the basis of XPS, optical absorption, and Kelvin probe measurements. Energies are shown with respect to (w.r.t.) Fermi energy, *E*~F~, and vacuum level.](1602640-F4){#F4}

[Figure 4B](#F4){ref-type="fig"} shows the depth-resolved elemental composition of the low-dimensional In~2~O~3~/ZnO heterostructure acquired through successive XPS spectra at varying etching time (depth). The small amount of In detected at the surface of the heterojunction (etching time, 0 s) is attributed to the small layer thickness of ZnO (4 to 6 nm), which is comparable to the escape depth of the In-3*d* photoelectrons. The same applies for the In~2~O~3~ layer because it is transparent to the Si-2*p* photoelectrons, resulting in the apparent presence of Si at an etching time of \~150 s. The XPS data are in agreement with HRTEM analysis ([Fig. 3](#F3){ref-type="fig"}) and verify the structural and chemical composition of the In~2~O~3~/ZnO heterojunction.

[Figure 4C](#F4){ref-type="fig"} shows the In-3*d* core-level spectra recorded at different etching times for bare In~2~O~3~ (dashed lines) and In~2~O~3~/ZnO heterojunction (solid lines) (more details on the In-3*d* and Zn-2*p* core-level spectra are presented in figs. S5 to S8 and in the relevant discussion found in the online Supplementary Materials). No spectral variation in the core-level spectra of bare In~2~O~3~ is observed (dashed lines), with increasing etching time indicating a size-independent electronic structure. On the contrary, there is a strong dependence of the In-3*d* core-level spectra with etching depth for the SiO~2~/In~2~O~3~/ZnO heterojunction (solid lines). The latter is attributed to the Fermi level pinning due to electron transfer from ZnO to In~2~O~3~ ([@R22]). To quantify this effect, we studied the valence band offset (VBO) between ZnO and In~2~O~3~ using the experimentally determined relative spectral positions of the Zn-2*p* and In-3*d* core levels, taking into account the value of the upper edge of the VB spectra of bulk In~2~O~3~ and ZnO (fig. S9) and following the method proposed by Kraut *et al*. ([@R50]). The VBO between the In~2~O~3~ and ZnO can be determined using the equation$$\text{VBO}~ = (\mathit{E}_{\text{In} - 3\mathit{d}}^{\text{bulk}} - \mathit{E}_{\text{In} - \text{VB}}^{\text{bulk}}) - (\mathit{E}_{\text{Zn} - 2\mathit{p}}^{\text{bulk}} - \mathit{E}_{\text{Zn} - \text{VB}}^{\text{bulk}}) - (\mathit{E}_{\text{In} - 3\mathit{d}}^{\text{exp}} - \mathit{E}_{\text{Zn} - 2\mathit{p}}^{\text{exp}})$$where In-3*d* and Zn-2*p* are the spectral positions of the corresponding core-level spectra, and VB indicates the upper edge of the VB spectra of bulk In~2~O~3~ and ZnO; "bulk" and "exp" superscripts indicate the values obtained from bulk (\>20 nm) and ultrathin samples (\<10 nm), respectively. [Figure 4D](#F4){ref-type="fig"} shows the evolution of the VBO between In~2~O~3~ and ZnO for varying ZnO thickness, which was determined by monitoring the Zn-2*p* and In-3*d* core levels after each etching step. VBO reaches a constant value of \~1 eV for a ZnO thickness of \>5 nm. The corresponding CB offset can be determined by considering the bandgap energy *E*~g~ of the individual In~2~O~3~ (3.76 eV) and ZnO (3.33 eV) layers (see fig. S10). [Figure 4E](#F4){ref-type="fig"} shows a schematic of the resulting energy band diagram of the In~2~O~3~/ZnO heterojunction. The electron transfer from the CB of ZnO to that of In~2~O~3~ is attributed to the CB offset, resulting in the formation of a spatially confined sheet of free electrons at the vicinity of the interface on the In~2~O~3~ side. To verify the existence of the confined charge, we evaluated the electron concentration across the heterojunction using capacitance-voltage (C-V) analysis of metal-insulator-semiconductor capacitor structures. The C-V technique is often used to verify the presence and location of the confined changes across the heterostructures because it enables quantitative analysis of the apparent free carrier concentration with high spatial resolution ([@R33], [@R34]). In heterointerfaces where a 2D-confined sheet of electrons is present, a clear spike in the carrier profile should exist, indicating the exact position of the critical interface ([@R33], [@R34]). The experimental results shown in fig. S11 (A and B) reveal the presence of an increased concentration of free electrons located right at the expected position of the In~2~O~3~/ZnO heterointerface. The spike in the electron profile reaches a maximum value of \~3.1 × 10^19^ cm^−3^ and has a width of 1 to 2 nm. The latter value is expected to be determined primarily by the interface roughness and is in agreement with the surface height histograms in [Fig. 2E](#F2){ref-type="fig"}. The CB discontinuity evaluated via XPS and optical absorption spectroscopy measurements, combined with the high structural quality of the In~2~O~3~/ZnO heterointerface and the presence of a 2D-confined sheet of electrons at the heterointerface, supports the PC mechanism observed in In~2~O~3~/ZnO transistors.

DISCUSSION
==========

For the first time, low-dimensional and atomically sharp In~2~O~3~/ZnO heterojunctions have been grown from solution phase at low temperatures and incorporated in TFTs. Although heterojunction oxide TFTs have been previously realized using various solution-processed amorphous ternary and quaternary metal oxide compounds, such as InZnO, AlInZnO, or InGaO ([@R19], [@R20], [@R51]--[@R53]), it has been proven challenging to increase the electron mobility beyond values obtained from the individual constituent materials ([@R23]). The In~2~O~3~/ZnO heterojunction transistors developed in this work not only surpass the performance of single-layer In~2~O~3~ and ZnO TFTs but also compare favorably to state-of-the-art vacuum-processed devices ([@R4], [@R9], [@R54]). The exceptional level of performance is attributed to three main factors: (i) the ability to grow highly crystalline In~2~O~3~ layers via ambient ultrasonic spray pyrolysis ([Fig. 3](#F3){ref-type="fig"}), (ii) the formation of a seamless and dislocation-free In~2~O~3~/ZnO heterointerface upon sequential deposition of the top ZnO layer via spin casting ([Fig. 3A](#F3){ref-type="fig"}), and (iii) the existence of a sheet of free electrons confined in the *xy* plane of the atomically sharp In~2~O~3~/ZnO heterointerface due to the large CB discontinuity ([Fig. 4E](#F4){ref-type="fig"}). Additional factors that could potentially contribute to the enhanced performance include the passivation of In~2~O~3~ surface defects by ZnO and/or the suppression of the injection barrier for electrons due to Schottky barrier lowering because of the existence of surface electron accumulation.

The combined effects of these unique attributes results to the marked change in the electron transport mechanism manifested first as an increase in electron mobility ([Fig. 1D](#F1){ref-type="fig"}) and, second, in the transition from a trap-limited to a percolation-dominated conduction process ([Fig. 1G](#F1){ref-type="fig"}). Further evidence supporting this fundamental change is provided by the temperature dependence of μ~LIN~, where the temperature-activated electron transport in single-layer In~2~O~3~ devices ([Fig. 1H](#F1){ref-type="fig"}) transforms to a temperature-independent behavior for In~2~O~3~/ZnO heterojunction TFTs, which is a characteristic indicative of trap-free band-like electron transport not previously observed in metal oxide TFTs.

The presence of a smooth and highly crystalline In~2~O~3~ layer is of critical importance because it facilitates the formation of the atomically sharp In~2~O~3~/ZnO heterointerface upon sequential processing of the top ZnO layer without alloying ([Fig. 3A](#F3){ref-type="fig"}). The latter feature combined with the significant CB energy offset between In~2~O~3~ and ZnO ([Fig. 4E](#F4){ref-type="fig"}) results in the formation of a space charge layer that is confined in the out-of-plane *z* direction but highly delocalized along the 2D heterointerface. This quasi-2D free-electron system, which was experimentally determined for the first time by depth-resolved XPS ([Fig. 4](#F4){ref-type="fig"}, C to E) and C-V carrier profiling measurements (fig. S11), facilitates a substantial increase in the concentration of free electrons within the crystalline In~2~O~3~ layer while avoiding adverse effects associated with Coulomb scattering that are often seen in conventional doped semiconductor transistors ([@R17], [@R28]). To this end, one may also argue that the higher electron concentration would shift the Fermi energy of the heterojunction closer the CB of In~2~O~3~ ([Fig. 4E](#F4){ref-type="fig"}), facilitating access to the extended states which would otherwise have remained inaccessible. On the other hand, the ultrathin nature of the In~2~O~3~ layer ([Fig. 3A](#F3){ref-type="fig"}) may lead to quantization of the energy states (subbands) ([@R38]) perpendicular to the transport plane (*z* direction) without affecting their in-plane delocalization. The low-dimensional and exceptional structural quality of these solution-grown In~2~O~3~ layers could one day lead to the observation of transport processes similar to those reported for traditional 2DEG heterojunction devices ([@R18], [@R28]). However, more work is required to reveal the true potential of these systems and devices based on them.

Although this work focuses on the In~2~O~3~/ZnO heterointerface, our findings provide guidelines for the design of metal oxide TFTs with performance characteristics potentially superior to any existing thin-film semiconductor technology, either via further heterointerface engineering or through the use of different materials and/or advanced doping schemes ([@R27]--[@R29]). For example, incorporation of suitable seed layers predeposited from solution onto the substrate could assist in controlling and hence improving the crystal quality of the subsequently deposited In~2~O~3~ layer with direct impact on the quality of the resulting heterointerface. Similarly, n-type doping of ZnO using newly developed routes ([@R55]) could provide an additional parameter that could be explored to tune the confined electrons, and hence the TFT characteristics, in a similar manner to modulation-doped AlGaAs/GaAs heterojunction field-effect transistors ([@R27]--[@R29], [@R56]). More broadly, the use of high-mobility In~2~O~3~/ZnO heterointerfaces could be extended to transparent conductive electrodes, where the incorporation of multiple "charged" high-mobility heterointerfaces could be exploited to increase the layer conductivity of solution-processed transparent superlattices, hence enabling their use as conductive electrodes in large-area optoelectronics.

Last, our results identify the use of solution-grown In~2~O~3~/ZnO heterointerfaces as a powerful method to enhance the electron transport in metal oxide TFTs beyond single material--based devices. It also suggests that solution-processed, low-dimensional metal oxide semiconductors could well be entering the realm of quantum electronics and that the resulting devices may one day compete directly with mature semiconductor technologies but with the added advantage of being produced at a small fraction of the cost.

MATERIALS AND METHODS
=====================

Precursor solutions and deposition techniques
---------------------------------------------

Metal oxide semiconductors were deposited in ambient air either via ultrasonic spray pyrolysis (In~2~O~3~) or spin coating (ZnO). For spray pyrolysis of In~2~O~3~, indium nitrate \[(In(NO~3~)~3~\] (99.99%, Indium Corporation of America) was dissolved in deionized (DI) water at a concentration of 30 mg/ml. The resulting solution was stirred at room temperature for 30 min and subsequently sprayed onto the heated sample surface (250°C) using a liquid flow rate of 2 ml/min through a stencil mask to achieve rudimentary patterning. The total time for the cyclic spray deposition step was 10 min. For spin coating deposition of ZnO films, the precursor solution was formed by dissolving zinc oxide hydrate (ZnO·H2O, 97%, Sigma-Aldrich) in ammonium hydroxide \[50% (v/v) aqueous solution, Alfa Aesar\] at a concentration of 10 mg/ml and stirred at room temperature for 2 to 3 hours. The spin coating parameters used for the spin coating of ZnO was 4000 rpm for 30 s. As-deposited films were subjected to thermal annealing at 210° to 250°C for 30 min. All chemicals were used as received.

Transistor fabrication and characterization
-------------------------------------------

Transistors were fabricated in bottom-gate, top-contact architecture on wafers of highly doped Si (Si^++^) equipped with a 400-nm-thick thermally grown layer of SiO~2~ acting as the gate electrode and the gate dielectric, respectively. The Si^++^/SiO~2~ wafers were cleaned by subsequent ultrasonication in DI water, acetone, and isopropanol for 10 min each, followed by ultraviolet/ozone treatment for 15 min. Deposition of the metal oxide layers was performed using the methods described above. Transistor fabrication was completed with the deposition of top Al S-D electrodes under high vacuum (\~10^−6^ mbar). The channel width (*W*) and length (*L*) of the resulting devices were 1000 and 100 μm, respectively. The electrical characterization of the transistors was carried out at room temperature in a nitrogen glove box using an Agilent B2902A parameter analyzer or at different temperatures in a cryogenic probe station (ST-500, Janis Research) under high vacuum (10^−5^ mbar) using a Keithley 4200 semiconductor parameter analyzer. The field-effect mobility was extracted from the transfer characteristics in the linear and saturation regimes using the gradual channel approximation model$$\mu_{\text{LIN}} = \frac{\mathit{L}}{\mathit{W}\mathit{C}_{i}\mathit{V}_{D}}\frac{\partial\mathit{I}_{D,\text{lin}}}{\partial\mathit{V}_{G}}$$$$\mu_{\text{sat}} = \frac{\mathit{L}}{\mathit{W}\mathit{C}_{i}}\frac{\partial^{2}\mathit{I}_{D,\text{sat}}}{\partial\mathit{V}_{G}^{2}}$$where *L* and *W* are the channel length and width, respectively, *C*~i~ is the capacitance of the gate dielectric, *V*~D~ is the S-D voltage, and *V*~G~ is the gate voltage.

Material characterization techniques
------------------------------------

Topography and roughness of semiconductor samples were measured via intermittent contact mode AFM (Agilent 5500 AFM system). A Titan 80-300 Super Twin microscope (FEI Company) operating at 300 kV and a JEOL 2011 electron microscope operating at 200 kV were used to perform HRTEM imaging and analysis. Two TEM sample preparation techniques were used as follows: (i) Ion beam milling (Ga ion beam, 30 kV, and 9 nA) to cut a specimen from the bulk sample, which was then attached to a Cu grid in a lift-out method and further thinned down to ca. 50 nm thick and cleaned (2 kV and 28 pA) to remove areas that were damaged during the thinning process. Before the milling process, the sample surface was protected against ion bombardment via electron beam--assisted carbon and platinum deposition. (ii) The standard sandwich technique, followed by tripod polishing to reach a 30-nm-edge thickness. Electron transparency to less than 15 nm was achieved by precision low-voltage (5 to 1 keV) Ar^+^ ion milling in a Gatan precision ion polishing system.

Core-level and VB XPS spectra were acquired in a KRATOS AXIS Ultra DLD system equipped with a monochromic AlK~α~ x-ray source, a hemispherical sector electron analyzer, and a multichannel electron detector. Depth profile analysis was performed by mild, destructive in situ sputter etching using a 500-eV defocused Ar^+^ beam to achieve the required depth resolution. The XPS measurements were acquired using 20-eV pass energy, resulting in a full width at half maximum of the Ag-3*d* peak of less than 500 meV. Spectral shifts due to charging of the surface were evaluated and subtracted on the basis of the spectral positions of the C-1*s* peak of adventitious carbon and Ar-2*p* peak after sputter etching.
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fig. S1. Log~10~-log~10~ plots of the field-effect electron mobility (μ~FE~) as a function of gate voltage (*V*~G~) for single-layer In~2~O~3~ and In~2~O~3~/ZnO heterojunction transistors.

fig. S2. Composite diffractogram obtained by FFT of an HRTEM image of an In~2~O~3~/ZnO sample, along the growth direction of the heterojunction.

fig. S3. Electron microscopy analysis.

fig. S4. O-1*s* core-level spectra.

fig. S5. Depth profile of the In-3*d* core-level spectra.

fig. S6. Depth profile of the Zn-2*p* core-level spectra.

fig. S7. Variation of the spectral position of the In-3*d* peak versus the \[Zn\] composition, which is proportional to the ZnO thickness.

fig. S8. Variation of the spectral position of the Zn-2*p* peak versus the \[Zn\] composition, which is proportional to the ZnO thickness.

fig. S9. The XPS valence band spectra of thick and pure In~2~O~3~ (blue) and ZnO (black); the red dashed lines are used to determine the upper edge of the VB.

fig. S10. Optical absorption spectra.

fig. S11. Capacitance-voltage (C-V) measurements.
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